Messaging Port
消息傳遞端口是可選接口(消息也可以組合到I / O端口上,并使用Vivado集成設(shè)計(jì)環(huán)境(IDE)設(shè)置視為寫入事務(wù))。單獨(dú)的Messaging端口遵循Initiator / Target樣式。
Initiator / Target端口樣式允許將針對(duì)遠(yuǎn)程設(shè)備的事務(wù)與針對(duì)本地端點(diǎn)的事務(wù)分開。圖2-5詳細(xì)說明了Messaging端口。
本地端點(diǎn)生成的請(qǐng)求放在消息發(fā)起方請(qǐng)求(msgireq)端口上,以便在鏈路上傳輸。從遠(yuǎn)程設(shè)備收到的響應(yīng)顯示在消息發(fā)起者響應(yīng)(msgiresp)端口上。
來自遠(yuǎn)程設(shè)備的由Serial RapidIO核心接收的請(qǐng)求顯示在消息目標(biāo)請(qǐng)求(msgtreq)端口上。由用戶設(shè)計(jì)生成的對(duì)這些請(qǐng)求的響應(yīng)被放置在消息目標(biāo)響應(yīng)(msgtresp)端口上。
Table 2-6 shows the signals associated with the Messaging port. At the
? s_axis_msgireq* are associated with MSGIREQ.
? m_axis_msgiresp* are associated with MSGIRESP.
? m_axis_msgtreq* are associated with MSGTREQ.
? s_axis_msgtresp* are associated with MSGTRESP.
本地端點(diǎn)生成的請(qǐng)求放在消息發(fā)起方請(qǐng)求(msgireq)端口上,以便在鏈路上傳輸。從遠(yuǎn)程設(shè)備收到的響應(yīng)顯示在消息發(fā)起者響應(yīng)(msgiresp)端口上。
來自遠(yuǎn)程設(shè)備的由Serial RapidIO核心接收的請(qǐng)求顯示在消息目標(biāo)請(qǐng)求(msgtreq)端口上。由用戶設(shè)計(jì)生成的對(duì)這些請(qǐng)求的響應(yīng)被放置在消息目標(biāo)響應(yīng)(msgtresp)端口上。
Table 2-6 shows the signals associated with the Messaging port. At the
? s_axis_msgireq* are associated with MSGIREQ.
? m_axis_msgiresp* are associated with MSGIRESP.
? m_axis_msgtreq* are associated with MSGTREQ.
? s_axis_msgtresp* are associated with MSGTRESP.
其含義都在上表中給出了,但是我還是要挑出一組來用中文解釋下:
下面這一組為本地message請(qǐng)求信號(hào):
s_axis_msgireq_tvalid 本地邏輯層Message接口上發(fā)起的請(qǐng)求信息是有效的。(輸入)
s_axis_msgireq_tready :
握手信號(hào)。表明來自于源端的數(shù)據(jù)被接收了。(輸出)
s_axis_msgireq_tdata[63:0] :
包頭和數(shù)據(jù)(輸入)
s_axis_msgireq_tkeep[7:0] :
字節(jié)限定符,指示相關(guān)聯(lián)的數(shù)據(jù)字節(jié)的內(nèi)容是否有效。對(duì)于HELLO端口,這必須與8'hFF相關(guān)聯(lián)。(輸入)
s_axis_msgireq_tlast :
表示數(shù)據(jù)包的最后一拍。(輸入)
s_axis_msgireq_tuser[31:0] :
在數(shù)據(jù)包的第一個(gè)節(jié)拍上,該信號(hào)由數(shù)據(jù)包的源ID(31:16)和目標(biāo)ID(15:0)組成。如果使用
8位器件ID,每個(gè)ID的最高有效字節(jié)應(yīng)填充0。
在數(shù)據(jù)包中的后續(xù)節(jié)拍中,保留此字段。(輸入)
下面這一組是遠(yuǎn)程設(shè)備(另一端)的響應(yīng):(含義一致)
m_axis_msgiresp_tvalid Output Indicates that the information on the interface is valid.
m_axis_msgiresp_tready Input Handshaking signal. Indicates that the data from the source is accepted (if valid).
m_axis_msgiresp_tdata[63:0] Output Packet header and data.
m_axis_msgiresp_tkeep[7:0] Output Byte qualifier that indicates whether the content of the associated byte of data is valid. For HELLO ports, this must be tied to 8’hFF.
m_axis_msgiresp_tlast Output Indicates the last beat of a packet.
m_axis_msgiresp_tuser[31:0] Output
On the first beat of a packet, this signal consists of the Source ID (31:16) and Destination ID (15:0) for the packet. If using
8-bit Device IDs, the most significant byte of each ID should be padded with 0s.
On subsequent beats within a packet, this field is reserved.
下面這一組為遠(yuǎn)端的請(qǐng)求信號(hào):
m_axis_msgtreq_tvalid Output Indicates that the information on the interface is valid.
m_axis_msgtreq_tready Input Handshaking signal. Indicates that the data from the source is accepted (if valid).
m_axis_msgtreq_tdata[63:0] Output Packet header and data.
m_axis_msgtreq_tkeep[7:0] Output Byte qualifier that indicates whether the content of the associated byte of data is valid. For HELLO ports, this must be tied to 8’hFF.
m_axis_msgtreq_tlast Output Indicates the last beat of a packet.
m_axis_msgtreq_tuser[31:0] Output On the first beat of a packet, this signal consists of the Source ID (31:16) and Destination ID (15:0) for the packet. If using 8-bit Device IDs, the most significant byte of each ID should be padded with 0s.
On subsequent beats within a packet, this field is reserved.
下面這一組為本地的響應(yīng)信號(hào):
s_axis_msgtresp_tvalid Input Indicates that the information on the interface is valid.
s_axis_msgtresp_tready Output Handshaking signal. Indicates that the data from the source is accepted (if valid).
s_axis_msgtresp_tdata[63:0] Input Packet header and data.
s_axis_msgtresp_tkeep[7:0] Input Byte qualifier that indicates whether the content of the associated byte of data is valid. For HELLO ports, this must be tied to 8’hFF.
s_axis_msgtresp_tlast Input Indicates the last beat of a packet.
s_axis_msgtresp_tuser[31:0] Input On the first beat of a packet, this signal consists of the Source ID (31:16) and Destination ID (15:0) for the packet. If using 8-bit Device IDs, the most significant byte of each ID should be padded with 0s.
On subsequent beats within a packet, this field is reserved.
User-Defined Port
用戶定義端口是一個(gè)可選端口,有兩個(gè)AXI4-Stream通道,其中一個(gè)通道用于發(fā)送方向,一個(gè)通道用于接收方向。
用戶定義的端口僅使用SRIO Stream格式。用戶定義端口如圖2-6所示。
表2-7列出了與用戶定義端口關(guān)聯(lián)的信號(hào)。s_axis_usrtx *信號(hào)與USER_IO_TX接口相關(guān)聯(lián),m_axis_usrrx *與
Maintenance Port
如果啟用了 "維護(hù)" 端口, 則它將使用 AXI4-LITE 接口。AXI4-LITE 接口允許用戶應(yīng)用程序定位本地或遠(yuǎn)程配置空間。
這些端口用到了再說吧。暫時(shí)不看了。
???
審核編輯:劉清
-
FPGA
+關(guān)注
關(guān)注
1645文章
22050瀏覽量
618741 -
接收機(jī)
+關(guān)注
關(guān)注
9文章
1224瀏覽量
54600 -
Vivado
+關(guān)注
關(guān)注
19文章
835瀏覽量
68817
原文標(biāo)題:【FPGA】SRIO IP核系統(tǒng)總覽以及端口介紹(三)(Messaging Port、User-Defined Port介紹)
文章出處:【微信號(hào):zhuyandz,微信公眾號(hào):FPGA之家】歡迎添加關(guān)注!文章轉(zhuǎn)載請(qǐng)注明出處。
發(fā)布評(píng)論請(qǐng)先 登錄
FPGA優(yōu)質(zhì)開源模塊-SRIO IP核的使用

FPGA IP核的相關(guān)問題
【正點(diǎn)原子FPGA連載】 第十二章IP核之RAM實(shí)驗(yàn)-領(lǐng)航者ZYNQ之FPGA開發(fā)指南
HFSS端口Wave Port和Lumped Port的介紹

FPGA實(shí)現(xiàn)基于Vivado的BRAM IP核的使用
Xilinx SRIO IP介紹和使用經(jīng)驗(yàn)分享

SRIO IP核的三層協(xié)議的作用?
SRIO IP核的三層協(xié)議的作用解析

基于FPGA的SRIO協(xié)議設(shè)計(jì)

FPGA實(shí)現(xiàn)基于Vivado的BRAM IP核的使用
SRIO介紹及xilinx的vivado 2017.4中生成srio例程代碼解釋

評(píng)論