資料介紹
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 同步4位二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位上/下二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位上/下二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位十進(jìn)制和二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 構(gòu)建LED二進(jìn)制計(jì)數(shù)器
- 8位同步二進(jìn)制遞減計(jì)數(shù)器-74HC40103
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;同步復(fù)位-74HC_HCT163
- 雙4位同步二進(jìn)制計(jì)數(shù)器-74HC_HCT4520
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;同步復(fù)位-74LVC163
- 可預(yù)置同步4位二進(jìn)制向上/向下計(jì)數(shù)器-74HC_HCT193
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;異步復(fù)位-74LVC161
- PLC實(shí)例講解之計(jì)數(shù)器值以二進(jìn)制輸出資源下載 22次下載
- 二進(jìn)制加計(jì)數(shù)器淺析 6次下載
- 3位二進(jìn)制計(jì)數(shù)器 1次下載
- TTL二進(jìn)制同步可逆計(jì)數(shù)器
- 74ls163是幾進(jìn)制同步計(jì)數(shù)器 1224次閱讀
- 二進(jìn)制處理中的一些技巧 605次閱讀
- 二進(jìn)制加法的實(shí)現(xiàn)細(xì)節(jié) 2855次閱讀
- 構(gòu)建一個(gè)4位二進(jìn)制計(jì)數(shù)器 5244次閱讀
- 數(shù)字二進(jìn)制計(jì)數(shù)器的設(shè)計(jì)和實(shí)現(xiàn) 1868次閱讀
- 減法計(jì)數(shù)器的結(jié)構(gòu)原理 1.8w次閱讀
- 二進(jìn)制解碼器到底是什么 6269次閱讀
- 如何利用二進(jìn)制數(shù)實(shí)現(xiàn)BCD碼的轉(zhuǎn)換 2.8w次閱讀
- 74ls163應(yīng)用電路圖大全(N進(jìn)制計(jì)數(shù)器\分頻電路\時(shí)鐘脈沖) 8w次閱讀
- 格雷碼與二進(jìn)制的轉(zhuǎn)換 1.8w次閱讀
- 二進(jìn)制數(shù)據(jù)壓縮算法 2w次閱讀
- 74ls160構(gòu)成24進(jìn)制計(jì)數(shù)器 16.9w次閱讀
- 74LS161集成計(jì)數(shù)器電路(2、3、4、6、8、10、60進(jìn)制計(jì)數(shù)器) 45.1w次閱讀
- 74ls161制作24進(jìn)制計(jì)數(shù)器設(shè)計(jì) 12.5w次閱讀
- 基于74LS192千進(jìn)制可逆計(jì)數(shù)器的設(shè)計(jì)與研究 9388次閱讀
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費(fèi)下載
- 0.00 MB | 1490次下載 | 免費(fèi)
- 2單片機(jī)典型實(shí)例介紹
- 18.19 MB | 92次下載 | 1 積分
- 3S7-200PLC編程實(shí)例詳細(xì)資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識(shí)別和講解說(shuō)明
- 4.28 MB | 18次下載 | 4 積分
- 5開(kāi)關(guān)電源原理及各功能電路詳解
- 0.38 MB | 10次下載 | 免費(fèi)
- 6基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
- 0.11 MB | 4次下載 | 免費(fèi)
- 7藍(lán)牙設(shè)備在嵌入式領(lǐng)域的廣泛應(yīng)用
- 0.63 MB | 3次下載 | 免費(fèi)
- 89天練會(huì)電子電路識(shí)圖
- 5.91 MB | 3次下載 | 免費(fèi)
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費(fèi)
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費(fèi)
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費(fèi)
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費(fèi)
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費(fèi)
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費(fèi)
- 8開(kāi)關(guān)電源設(shè)計(jì)實(shí)例指南
- 未知 | 21539次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費(fèi)
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537791次下載 | 免費(fèi)
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費(fèi)
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 5Altium DXP2002下載入口
- 未知 | 233045次下載 | 免費(fèi)
- 6電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191183次下載 | 免費(fèi)
- 7十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183277次下載 | 免費(fèi)
- 8proe5.0野火版下載(中文版免費(fèi)下載)
- 未知 | 138039次下載 | 免費(fèi)
評(píng)論